### Digital Design with the Verilog HDL Chapter 4 RTL Model

Binh Tran-Thanh

May 26, 2023

イロン イヨン イヨン イヨン 三日

1/1

## **RTL** Verilog

- Higher-level of description than structural
  - Don't always need to specify each individual gate
  - Can take advantage of **operators**
- More hardware-explicit than behavioral
  - Doesn't look as much like software
  - Frequently easier to understand what's happening
- Very easy to synthesize
  - Supported by even primitive synthesizers

## Continuous Assignment

- Implies structural hardware
   assign <LHS> = <RHS expression>;
- Example

```
wire out, a, b;
assign out = a & b;
```

- If RHS result changes, LHS is updated with new value
  - Constantly operating ("continuous"!)
  - It's hardware!
- Used to model combinational logic and latches

## Full Adder: RTL/Dataflow

#### Example from Lecture 02

```
module fa_rtl (A, B, CI, S, CO);
input A, B, CI;
output S, CO;
```

```
// use continuous assignments
assign S = A ^ B ^ CI;
assign C0 = (A & B) | (A & CI)
| (B & CI);
endmodule
```



# **RTL And Structural Combined**



```
module Add_half(sum,
    cout, a, b);
    output sum, cout;
    input a, b;
```

```
assign sum = a ^ b;
assign cout = a & b;
endmodule
```

```
module Add_full(c_out, sum, a, b,
    c_in);
output sum, c_out;
input a, b, c_in;
wire psum, c1, c2;
```

```
Add_half AH1(partsum, c1, a, b);
Add_half AH2(sum, c2, psum, c_in);
assign c_out = c1 | c2;
endmodule
```

# Continuous Assignment LHS

#### Can assign values to

- Scalar nets
- Vector nets
- Single bits of vector nets
- Part-selects of vector nets
- Concatenation of any of the above

#### Examples

```
assign out[7:4] = a[3:0] | b[7:4];
assign val[3] = c & d;
assign {a, b} = stimulus[15:0];
```

# Continuous Assignment RHS

#### Use operators

- Arithmetic, Logical, Relational, Equality, Bitwise, Reduction, Shift, Concatenation, Replication, Conditional
- Same set as used in Behavioral Verilog

#### Can also be a pass-through!

```
assign a = stimulus[16:9];
assign b = stimulus[8:1];
assign cin = stimulus[0];
```

• Note: "aliasing" is only in one direction

• Cannot give 'a' a new value elsewhere to set stimulus[16:9]!

## Implicit Continuous Assignments

- Can create an implicit continuous assign
- Goes in the wire declaration
  wire[3:0] sum = a + b;
- Can be a useful shortcut to make code succinct, but doesn't allow fancy LHS combos
   assign {cout, sum} = a + b + cin;
- Personal choice
  - You are welcome to use it when appropriate

### Implicit Wire Declaration

- Can create an implicit wire
- When wire is used but not declared, it is implied

```
module majority(output out, input a, b, c);
assign part1 = a & b;
assign part2 = a & c;
assign part3 = b & c;
assign out = part1 | part2 | part3;
endmodule
```

• Lazy! Don't do it!

\_\_\_\_\_

- Use explicit declarations
- To design well, need to be "in tune" with design!

# Verilog Operators

Operator	Name	Group	Example	Precedence
[]	Select		<b>b</b> [2:1]	
			b[2]	
{}	Concatenation	Concat.	{a,b}	
{{}}	Replication	Repl.	{3{ <mark>a</mark> }}	
!	Negation (inverse)	Logical	!a	1 (unary)
$\sim$	Negation (not)	Bit-wise	$\sim$ a	
&	Reduction AND	Reduction	& a	
	Reduction OR		a	
$\sim$ &	Reduction NAND		$\sim$ & a	
$\sim$	Reduction NOR		$\sim$   a	
$\wedge$	Reduction XOR		∧a	
$\sim \wedge$ or $\wedge \sim$	Reduction XNOR		$\sim \wedge$ a	
+	Positive (unary)	Arithmetic	+ a	
_	Negative (unary)		' <u>-</u> `a' <sup>@</sup> ≻	▶ ৰ≣► ≣ •୨৭০ 10/1

# Verilog Operators

Operator	Name	Group	Example	Precedence
*	Multiplication	Arithmetic	a* b	2 (binary)
/	Division		a/b	
%	Modulus		a% b	
+	Addition		a+ b	3 (binary)
_	Subtraction		a— b	
<<	Shift left	Shift	<b>a</b> << 4	4 (binary)
>>	Shift right		<b>a</b> >> 4	
>	Greater	Relational	a> b	5 (binary)
>=	Greater or equal		a>= b	
<	Less		a< b	
>=	Less or equal		a>= b	

# Verilog Operators

Operator	Name	Group	Example	Precedence
==	Equal (logic)	Equal	a== b	6 (binary)
! =	Not equal (logic)		a! = b	
===	Equal (case)		a=== b	
! ==	Not equal (case)		a! == b	
&	bit-wise AND	Bit-wise	a&b	7 (binary)
$\wedge$	bit-wise XOR		a∧ b	
$\sim \wedge$ or $\wedge \sim$	bit-wise XNOR		$\mathtt{a} \sim \wedge \mathtt{b}$	
	bit-wise OR		a b	
&&	logical AND	Logic	a&&b	8 (binary)
	logical OR		a   b	
?:	Conditional	Conditional	a? b: c	9 (binary)

 $12 \, / \, 1$ 

# Arithmetic Operators (+, -, \*, /, %)

If any bit in the operands is  $\boldsymbol{x}$  or  $\boldsymbol{z},$  the result will be  $\boldsymbol{x}$ 

In1 
$$f \rightarrow Out$$

#### The result's size

- Mul: sum of both operands
- Others: size of the bigger operand

In1 = 4'b0010 (2) In2 = 4'b0101 (5)  $\longrightarrow$  Out = 4'b1101 (13) Relational Operators (<, >, <=, >=)

In1 
$$f \rightarrow \text{True/False(0/1)}$$
  
In2  $f \rightarrow \text{True/False(0/1)}$ 

$$In1 = 52 \longrightarrow f \longrightarrow X$$
  
In2 = 8'Hx5

$$In1 = 3'b001 \longrightarrow True(1)$$
  
In2 = 3'b011

In1 = 3'b001 
$$\rightarrow$$
 (5'b00001)  
In2 = 5'b01011  $\rightarrow$  False(0)

# Equality Operators (==,===,!=,!==)

- Logical comparison (== and !=)
  - The x and z values are processed as in Relative operators
  - The result may be x
- Case comparison (=== and !==)
  - Bitwise compare
  - x === x, z === z, x !== z
  - The result is always 0 or 1
- If two operands are not the same size, 0(s) will be inserted into MSB bits of the smaller operand

```
__Data = 4'b11x0;
__Addr = 4'b11x0;
__Data == Addr //x
__Data === Addr //1
```

## Logical Operators (||, &&, !)

- Vector with at least one bit 1 is 1
- If any bit in the operands is x or z, the result will be x

```
ABus = 4'b0110;

BBus = 4'b0100;

ABus || BBus// 1

ABus && BBus// 1

!ABus // Similar to !BBus

// 0
```

# Bit-wise Operators (&, $|, \sim, \wedge, \wedge \sim$ )

& (and)	0	1	x	z
0	0	0	0	0
1	0	1	х	х
x	0	х	х	х
Z	0	х	х	х

(or)	0	1	x	z
0	0	1	х	х
1	1	1	1	1
x	х	1	х	х
z	х	1	х	х

∧ (xor)	0	1	x	Z
0	0	1	х	х
1	1	0	х	х
x	х	х	х	х
Z	x	x	х	х

$\wedge \sim$ (xnor)	0	1	x	z
0	1	0	х	х
1	0	1	х	х
x	х	х	х	х
z	х	х	х	х

$\sim$ (not)	0	1	x	z					
	1	0	х	х					
				• 1	 < 🗗 >	Ξ×	- K - B	ê ⊳.	

17/1

### **Reduction Operators**

#### Dont care (X) and HighZ (Z)



#### &(and reduction): $\&b_nb_{n-1}...b_1b_0$



### **Reduction Operators**

 $\sim$  & (nand reduction):  $\sim$  & $b_n b_{n-1} ... b_1 b_0$ 



| (or reduction):  $|b_n b_{n-1} \dots b_1 b_0$ 



## **Reduction Operators**

$$\sim$$
 | (or reduction):  $\sim$  | $b_nb_{n-1}...b_1b_0$ 



 $\wedge$  (xor reduction):  $\wedge b_n b_{n-1} \dots b_1 b_0$ 

If count  $(b_i = 1) \mod 2 == 0$  then return 0; Otherwise return 1

 $\sim \wedge / \wedge \sim$ (xnor reduction):  $\sim \wedge b_n b_{n-1} ... b_1 b_0$ 

## Shift Operators (<<,>>)

Shift the left operand the number of times represented by the right operand



21/1

#### Conditional Operator Cond\_expr ? Expr1: Expr2

- If Cond\_expr includes any x bit or z bit, the result will be a "bitwise operation" of Expr1 and Expr2 as following:
  - 0  $\clubsuit$  0  $\Rightarrow$  0
  - 1  $\clubsuit$  1  $\Rightarrow$  1
  - otherwise x
- Infinite nested conditional operator



wire[15:0] bus\_a = drive\_a ? data : 16'bz; .../\* drive\_a = 1 data is copied to bus\_a ... \* drive\_a = 0 bus\_a is high-Z ... \* drive\_a = x bus\_a is x ... \*/\_

#### Concatenation and Replication Operators

- Concatenation {expr1, expr2, ... ,exprN}
  - Does not work with un-sized constants

```
wire [7:0] Dbus;
wire [11:0] Abus;
assign Dbus[7:4] = {Dbus[0],Dbus[1],Dbus[2],Dbus[3]};
assign Dbus = {Dbus[3:0], Dbus[7:4]};
//{Dbus, 5} // not allowed
```

• Replication {rep\_number{expr1, expr2, ..., exprN}}

Abus = {3{4'b1011}}; // 12'b1011\_1011\_1011 {3{1'b1}} // 111 {3{Ack}} // {Ack, Ack, Ack}

## Expression Bit Lengths

Expression	Bit length	Comments
Unsized constant number	Same as inte-	
	ger (32 bit)	
Sized constant number	As given	
a <op> b, where <op> is:</op></op>	Max(L(a),L(b))	L(a): length (a)
$ +,-,*,/,$ %, $ ,\wedge,\sim\wedge$		
a <op> b, where <op></op></op>	1 bit	Operands are sized
is: ===,!==,==, !=,		to Max(L(i),L(j))
&&,  ,>,>=,<,<=		
a <op> b, where <op> is: <math>\&amp;, \sim</math></op></op>	1 bit	
$\&, ,\sim ,\wedge,\sim\wedge,!$		
a <op> b, where <op> is: &gt;&gt;</op></op>	L(i)	
,<<		

#### Example: adder4b

```
module adder4b (sum, c_out, a, b, c_in);
input[3:0] a, b;
input c_in;
output[3:0] sum;
output c_out;
```

assign{c\_out, sum} = a + b + c\_in;

#### endmodule



イロト 不得 トイヨト イヨト 二日

## Solution: Unsigned MAC Unit

Alternative method:

#### Example: Multiplexer

Use the conditional operator and a single continuous assignment statement

```
module mux_8_to_1(output out,
    input in0, in1, in2, in3, in4, in5, in6, in7,
    input[2:0] sel);
```

#### endmodule

\_\_\_\_

### Latches



<ロト < 回 > < 言 > < 言 > モ 言 > こ の Q () 29/1

#### Latches

• Continuous assignments with feedback

- How would we change these for 8-bit latches?
- How would we make the enable active low?

## Example: Rock-Paper-Scissors (optional homework)

- module rps(win, player, p0guess, p1guess);
- Assumptions:
  - Input: p0guess, p1guess = 0 for rock, 1 for paper, 2 for scissors
  - Output: player is 0 if p0 wins, 1 if p1 wins, and don't care if there is a tie
  - Output: win is 0 if there is a tie and 1 if a player wins
- Reminders
  - Paper beats rock, scissors beats paper, rock beats scissors
  - Same values tie
- Two possible approaches
  - Figure out the Boolean equations for win and player and implement these using continuous assignments
    - Use bitwise operators
  - Examine what the various items equal and do logical operations on these
    - Use equality and logical operators

## Draw synthesized hardware of following verilogHDL

```
wire [3:0] a, b, c;
wire [7:0] d;
assign c = d[7:4] + b;
assign d = a * b;
```

```
wire [3:0] a, b, c;
assign c = !a && b ? a + b: a - b;
```

## Take away message

- Using continuous assign: **assign** LHS = RHS.
- Operation and its order.
- Length of inputs, output.